

FIG. 1




FIG. 2

### Instruction Select Logic

300

0eA : 0eB			
	01	11	10
00 (I0 not valid)	Not possible	Not possible	Not possible

1eA : 1eB	00 (I0 not valid)	01	11	10
00 (I1 not valid)	IA $\leftarrow$ NOP IB $\leftarrow$ NOP ORD $\leftarrow$ d/c V[1:0] $\leftarrow$ next	Not possible	Not possible	Not possible
01	IA $\leftarrow$ NOP IB $\leftarrow$ I1 ORD $\leftarrow$ B V[1:0] $\leftarrow$ next	IA $\leftarrow$ NOP IB $\leftarrow$ 10 Stall $\leftarrow$ 1 ORD $\leftarrow$ B V[1:0] $\leftarrow$ 01	IA $\leftarrow$ 10 IB $\leftarrow$ I1 ORD $\leftarrow$ A V[1:0] $\leftarrow$ next	IA $\leftarrow$ 10 IB $\leftarrow$ I1 ORD $\leftarrow$ A V[1:0] $\leftarrow$ next
11	IA $\leftarrow$ NOP IB $\leftarrow$ I1 ORD $\leftarrow$ B V[1:0] $\leftarrow$ next	IA $\leftarrow$ I1 IB $\leftarrow$ 10 IB $\leftarrow$ I1 ORD $\leftarrow$ B V[1:0] $\leftarrow$ next	IA $\leftarrow$ 10 IB $\leftarrow$ I1 IB $\leftarrow$ I1 ORD $\leftarrow$ A V[1:0] $\leftarrow$ next	IA $\leftarrow$ 10 IB $\leftarrow$ I1 IB $\leftarrow$ I1 ORD $\leftarrow$ A V[1:0] $\leftarrow$ next
10	IA $\leftarrow$ I1 IB $\leftarrow$ NOP ORD $\leftarrow$ A V[1:0] $\leftarrow$ next	IA $\leftarrow$ I1 IB $\leftarrow$ 10 ORD $\leftarrow$ B V[1:0] $\leftarrow$ next	IA $\leftarrow$ I1 IB $\leftarrow$ 10 ORD $\leftarrow$ B V[1:0] $\leftarrow$ next	IA $\leftarrow$ 10 IB $\leftarrow$ NOP ORD $\leftarrow$ A V[1:0] $\leftarrow$ 01
1d0	Not possible	IA $\leftarrow$ NOP IB $\leftarrow$ I0 Stall $\leftarrow$ 1 ORD $\leftarrow$ B V[1:0] $\leftarrow$ 01	IA $\leftarrow$ 10 IB $\leftarrow$ NOP Stall $\leftarrow$ 1 ORD $\leftarrow$ A V[1:0] $\leftarrow$ 01	IA $\leftarrow$ 10 IB $\leftarrow$ NOP Stall $\leftarrow$ 1 ORD $\leftarrow$ A V[1:0] $\leftarrow$ 01

\* Note: I0 valid and I1 not valid won't occur because there is no out of order execution.

F1G.3




FIG. 4

## MMD (Radix User Register 24)




FIG. 5




FIG. 6

- Integer format interpretation:

$$X = \boxed{S \quad 14 \quad 13 \quad 12 \quad \dots \quad 0} \quad X = -2^{15} \times S + \sum_{i=0}^{14} X[i]2^i$$

(radix point)

Product =  $P[31:0]$  is sign-extended to  $P[39:0] = P[31]^8 \parallel P[31:0]$  for accumulation

$$P = \boxed{S \quad 30 \quad 29 \quad 28 \quad \dots \quad 0} \quad P = -2^{31} \times S + \sum_{i=0}^{30} X[i]2^i$$

(radix point)

- Fractional format interpretation:

$$X = \boxed{S \quad 14 \quad 13 \quad 12 \quad \dots \quad 0} \quad X = -1 \times S + \sum_{i=0}^{14} X[i]2^{i-15}$$

(radix point)

Product =  $P[31:0]$  is left-shifted one bit and sign-extended to:

$$P[39:0] = P[30]^8 \parallel P[30:0] \parallel 0 \text{ for accumulation}$$

$$P = \boxed{S \quad 29 \quad 28 \quad 27 \quad \dots \quad 0 \quad \text{zero}} \quad P = -1 \times S + \sum_{i=0}^{29} P[i]2^{i-30}$$

(radix point and product left shifted by one)

## Overflow Protection: Guard Bits and Saturation

- The LX5280 accumulator implements eight (8) guard bits to protect against overflow. The alternatives of (i) product scaling or (ii) input scaling by right shifting, cause loss of precision.
- Optional saturation (MADDA2.S, MSUBA2.S, ADDMA.S, SUBMA.S) can be used to avoid wrap-around on underflow or overflow of the 40-bit format (or 32-bits if that mode is selected in the MMD register):

```
if ( result > 01111...1 )    result = 01111...1
if ( result < 10000...0 )    result = 10000...0
```
- In 32-bit saturate mode, the MAC implements a full 40-bit saturation detector. This allows for the case where the accumulator holds a value greater than the maximum 32-bit saturated value prior to the addition (or subtraction) with saturation.

## MAC Output Control: Rounding and Scaling

- For output storage, the 40-bit accumulators must be converted to 16-bit or 32-bit format.

- Scaling

single accumulator:

RES[31:0]  $\leftarrow \{ \text{mTh}, \text{mTl} \} [31 + n : n]$   
 [n = 0 - 8]

dual accumulators (select high half of each, useful for fractional arithmetic results):

```
RES[31:0] <- mTh[31+n:16+n] || mTl[31+n:16+n][n=0-8]
```

- To avoid the bias introduced by truncation, the accumulator can be rounded prior to output scaling (useful for fractional arithmetic results).

{ mT, mTh, mTl }  $\leftarrow$  RNDA2 { mT, mTh, mTl }

⇒ the rounding mode is selectable in the MMD register

bit position  $16 + n$  of each accumulator in the pair is the least significant bit of precision after rounding

Fig. 7 C  
1963-1964

## MAC Radiax Instruction Summary

800

Instruction	Syntax and Description
Dual Move to Accumulator	<p><b>MTA2[.G]</b>      <i>rS, {mD, mDh, mDl}</i></p> <p>If MTA2, and mDh(mDl) is selected, sign-extend the contents of general register rS to 40-bits and move to accumulator register mDh(mDl). If MTA2, and mD is selected, update both mDh and mDl with the 40-bit, sign-extended contents of the same rS. If MTA2.G is selected, the accumulator register bits [39:32] are updated with rS[31:24]; bits [31:00] of the accumulator are unchanged. (The .G option is used to restore the upper-bits of the accumulator from the general register file; typically, following an Exception.)</p>
Move From Accumulator	<p><b>MFA</b>      <i>rD, {mTh, mTl} [,n]</i></p> <p>Move the contents of accumulator register mTh or accumulator register mTl to register rD with optional right shift. Bits [31+n : n] from the accumulator register are transferred to rD[31:00]. The range n = 0 - 8 is permitted for the output alignment shift amount. In the case of n = 0, the field may be omitted.</p>
Dual Move From Accumulator	<p><b>MFA2</b>      <i>rD, mT [,n]</i></p> <p>Move the contents of the upper halves of accumulator register pair mT to register rD with optional right shift. The rD[31:16] are taken from mTh and rD[15:00] from the corresponding mTl. mTh[31+n: 16+n]    mTl[31+n : 16+n] from the accumulator register pair are transferred to rD[31:00]. The range n = 0 - 8 is permitted for the output alignment shift amount. In the case of n = 0, the field may be omitted.</p>
Divide	<p><b>DIVA</b>      <i>mD, rS, rT</i></p> <p>The contents of register rS is divided by rT, treating the operands as signed 2's complement values. The remainder is sign-extended to 40-bits and stored in mDh and the quotient is sign-extended to 40-bits and stored in mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO.</p>
Divide Unsigned	<p><b>DIVAU</b>      <i>mD, rS, rT</i></p> <p>The contents of register rS is divided by rT, treating the operands as unsigned values. The remainder is zero-extended to 40-bits and stored in mDh and the quotient is zero-extended to 40-bits and stored in mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO.</p>
Multiply (32-bit)	<p><b>MULTA</b>      <i>mD, rS, rT</i></p> <p>The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. The upper 32-bits of the 64-bit product is sign-extended to 40-bits and stored in mDh and the lower 32-bits is zero-extended to 40-bits and stored in the corresponding mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to positive signed, all ones fraction, prior to the shift. If both MMD[MT] and MMD[MF] are 1, the result is undefined.</p>

FIG. 8A

800

Instruction	Syntax and Description
Multiply Unsigned (32-bit)	<p><b>MULTAU</b> <i>mD, rS, rT</i></p> <p>The contents of register rS is multiplied by rT, treating the operands as unsigned values. The upper 32-bits of the 64-bit product is zero-extended to 40-bits and stored in mDh and the lower 32-bits is zero-extended to 40-bits and stored in the corresponding mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the result is undefined.</p>
Dual Multiply (16-bit)	<p><b>MULTA2</b> <i>{mD, mDh, mDl}, rS, rT</i></p> <p>The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] and the product is sign-extended to 40-bits and stored in mDh. If the destination register is mDl, rS[15:00] is multiplied by rT[15:00] and the product is sign-extended to 40-bits and stored in mDl. If the destination is mD, both operations are performed and the two products are stored in the accumulator register pair mD. If MMD[MF] is 1, then each product is left shifted by one bit, and furthermore, for each multiply, if both operands are -1 then the product is set to positive signed, all ones fraction.</p>
Dual Multiply and Negate (16-bit)	<p><b>MULNA2</b> <i>{mD, mDh, mDl}, rS, rT</i></p> <p>The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] and the product is sign-extended to 40-bits, negated (i.e. subtracted from zero) and stored in mDh. If the destination register is mDl, rS[15:00] is multiplied by rT[15:00] and the product is sign-extended to 40-bits, negated (i.e. subtracted from zero) and stored in mDl. If the destination is mD, both operations are performed and the two products are stored in the accumulator register pair mD. If MMD[MF] is 1, then each product is left shifted by one bit prior to sign-extension and negation, and furthermore, for each multiply, if both operands are -1 then the product is set to positive signed, all ones fraction prior to sign-extension and negation.</p>
Complex Multiply,	<p><b>CMULTA</b> <i>mD, rS, rT</i></p> <p>rS[31:16] is interpreted as the real part of a complex number. rS[15:00] is interpreted as the imaginary part of the same complex number. Similarly for the contents of general register rT. As the result of CMULTA, mDh is updated with the real part of the product, sign-extended to 40-bits and mDl is updated with the imaginary part of the product, sign-extended to 40-bits. If MMD[MF] is 1, then each product is left shifted by one bit, and furthermore, for each multiply, if both operands are -1 then the product is set to positive signed, all ones fraction, prior to the addition of terms.</p>

Instruction	Syntax and Description
32-bit Multiply-Add with 72-bit accumulate	<p><b>MADDA</b> <math>mD, rS, rT</math></p> <p>The contents of register rS is multiplied by rT treating the operands as signed 2's complement values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both MMD[MT] and MMD[MF] are 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is sign-extended to 72-bits and added to the concatenation mDh[39:0]    mDI[31:0], ignoring mDI[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDI. The upper 40-bits of the result are stored into mDh.</p>
32-bit unsigned Multiply-Add with 72-bit accumulate	<p><b>MADDAU</b> <math>mD, rS, rT</math></p> <p>The contents of register rS is multiplied by rT treating the operands as unsigned values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is zero-extended to 72-bits and added to the concatenation mDh[39:0]    mDI[31:0], ignoring mDI[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDI. The upper 40-bits of the result are stored into mDh.</p>
Dual Multiply-Add, optional saturation	<p><b>MADDA2[.S]</b> <math>\{mD, mDh, mDI\}, rS, rT</math></p> <p>The contents of register rS is multiplied by rT and added to an accumulator register, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] then sign-extended and added to mDh[39:00]. If the destination register is mDI, rS[15:00] is multiplied by rT[15:00] then sign-extended and added to mDI[39:00]. If the destination is mD, both operations are performed and the two results are stored in the accumulator register pair mD. If MADDA2.S the result of each addition is saturated before storage in the accumulator register. The multiplies are subject to MMD[MF] as in MULTA2. The saturation point is selected as either 40 or 32 bits by MMD[MS].</p>
32-bit Multiply-Subtract with 72-bit accumulate	<p><b>MSUBA</b> <math>mD, rS, rT</math></p> <p>The contents of register rS is multiplied by rT treating the operands as signed 2's complement values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both MMD[MT] and MMD[MF] are 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is sign-extended to 72-bits and subtracted from the concatenation mDh[39:0]    mDI[31:0], ignoring mDI[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDI. The upper 40-bits of the result are stored into mDh.</p>

Instruction	Syntax and Description
32-bit unsigned Multiply-Subtract with 72-bit accumulate	<p><b>MSUBAU</b> <math>mD, rS, rT</math></p> <p>The contents of register rS is multiplied by rT treating the operands as unsigned values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is zero-extended to 72-bits and subtracted from the concatenation mDh[39:0]    mDI[31:0], ignoring mDI[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDI. The upper 40-bits of the result are stored into mDh.</p>
Dual Multiply-Sub, optional saturation	<p><b>MSUBA2[.S]</b> <math>\{mD, mDh, mDI\}, rS, rT</math></p> <p>The contents of register rS is multiplied by rT and subtracted from an accumulator register, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] then sign-extended and subtracted from mDh[39:00]. If the destination register is mDI, rS[15:00] is multiplied by rT[15:00] then sign-extended and subtracted from mDI[39:00]. If the destination is mD, both operations are performed and both results are stored in the accumulator register pair mD. If MSUBA2.S the result of each subtraction is saturated before storage in the accumulator register.</p>
Add Accumulators	<p><b>ADDMA[.S]</b> <math>mD\{h,l\}, mS\{h,l\}, mT\{h,l\}</math></p> <p>The contents of accumulator mTh or mTl is added to the contents of accumulator mSh or mSl, treating both registers as signed 40-bit values. mDh or mDI is updated with the result. If ADDMA.S, the result is saturated before storage. The saturation point is selected as either 40 or 32 bits by MMD[MS].</p>
Subtract Accumulators	<p><b>SUBMA[.S]</b> <math>mD\{h,l\}, mS\{h,l\}, mT\{h,l\}</math></p> <p>The contents of accumulator mTh or mTl is subtracted from the contents of accumulator mSh or mSl, treating both registers as signed 40-bit values. mDh or mDI is updated with the result. If SUBMA.S, the result is saturated before storage. The saturation point is selected as either 40 or 32 bits by MMD[MS].</p>
Dual Round	<p><b>RNDA2</b> <math>\{mT, mTh, mTl\} \{,n\}</math></p> <p>The accumulator register mTh or mTl is rounded, then updated. If mT, the accumulator register pair mTh/mTl are each rounded, then updated. The rounding mode is selected in MMD field "RND". The least significant bit of precision in the accumulator register after rounding is: 16+n. Bits [15+n : 00] are zeroed. The range n = 0 - 8 is permitted for the output alignment shift amount. In the case of n = 0, the field may be omitted.</p>

Nomenclature:

$rS, rT$	=	$r0 - r31$
$mD$	=	$mDh \parallel mDI$ ; also for $mT$
$mDh$	=	$m0h - m3h$ ; also for $mSh, mTh$
$mDI$	=	$m0l - m3l$ ; also for $mSh, mTh$
$HI$	=	$m0h[31:00]$
$LO$	=	$m0l[31:00]$

900

### Assignment of Instructions of Pipe A, Pipe B

	Pipe A	Pipe B
	The Load/Store Pipe	The MAC Pipe
MIPS 32-bit General Instructions	MIPS 32-bit General Instructions except: CE1 Custom Engine Opcodes, MULT(U), DIV(U), MFHI, MFLO, MTHI, MTLO,MAD(U),MSUB(U)	MULT(U), DIV(U), MFHI, MFLO, MTHI, MTLO,MAD(U),MSUB(U) CE1 Custom Engine Opcodes, MIPS 32-bit ALU Instructions Note: No Load or Store Instructions
MIPS 32-bit Control Instructions	J, JAL, JR, JALR, JALX SYSCALL, BREAK, All Branch Instructions, All COPz, SWCz, LWCz	
MIPS16 Instructions (No Doubleword Instructions)	All MIPS16 Instructions except: MULT(U), DIV(U), MFHI, MFLO	MULT(U), DIV(U), MFHI, MFLO
EJTAG Instructions	DERET, SDBBP (including MIPS16 SDBBP)	
Lexra Control Instructions	MTRU, MFRU, MTRK, MFRK, MTLXC0,MFLXC0	
Lexra Vector Addressing	LT, ST, LTP, LWP, LHP(U), LBP(U), STP, SWP, SHP, SBP	
Lexra MAC Instructions		MTA2, MFA, MFA2, MULTA, MULTA2, MULNA2, CMULTA, MADDA, MSUBA, ADDMA, SUBMA, DIVA, RNDA2
Lexra Extensions to MIPS ALU Instructions	SLLV2, SRLV2, SRAV2, ADDR, ADDR2, SUBR, SUBR2, SLTR2	SLLV2, SRLV2, SRAV2, ADDR, ADDR2, SUBR, SUBR2, SLTR2
New Lexra ALU Operations	MIN, MIN2, MAX, MAX2, ABSR, ABS2, CLS, MUX2, BITREV, CMVEQZ, CMVNEZ	MIN, MIN2, MAX, MAX2, ABSR, ABS2, CLS, MUX2, BITREV, CMVEQZ, CMVNEZ

FIG. 9




FIG. 1D

## Vector Addressing Instruction Summary

1100

Instruction	Syntax and Description
Load Twinword	<p><b>LT</b> <i>rT, displacement(base)</i></p> <p>The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register <i>base</i> to form the address <i>temp</i>. Load contents of word addressed by <i>temp</i> into register <i>rT</i> (which must be an even register). Load contents of word addressed by <i>temp+4</i> into register <i>rT+1</i>.</p>
Store Twinword	<p><b>ST</b> <i>rT, displacement(base)</i></p> <p>The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register <i>base</i> to form the address <i>temp</i>. Store contents of register <i>rT</i> (which must be an even register) into word addressed by <i>temp</i>. Store contents of register <i>rT+1</i> into word addressed by <i>temp+4</i>.</p>
Load Twinword, Pointer Increment, optional circular buffer	<p><b>LTP[.Cn]</b> <i>rT, (pointer)stride</i></p> <p>Let <i>temp</i> = contents of register <i>pointer</i>. Load contents of word addressed by <i>temp</i> into register <i>rT</i> (which must be an even register). Load contents of word addressed by <i>temp+4</i> into register <i>rT+1</i>. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Load Word, Pointer Increment, optional circular buffer	<p><b>LWP[.Cn]</b> <i>rT, (pointer)stride</i></p> <p>Load contents of word addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Load Halfword, Pointer Increment, optional circular buffer	<p><b>LHP[.Cn]</b> <i>rT, (pointer)stride</i></p> <p>Load contents of sign-extended halfword addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Load Halfword Unsigned, Pointer Increment, optional circular buffer	<p><b>LHPU[.Cn]</b> <i>rT, (pointer)stride</i></p> <p>Load contents of zero-extended halfword addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>

## Vector Addressing Instruction Summary

Instruction	Syntax and Description
Load Byte, Pointer Increment, optional circular buffer	<p><b>LBP[.Cn]</b>      <i>rT, (pointer)stride</i></p> <p>Load contents of sign-extended byte addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Load Byte Unsigned, Pointer Increment, optional circular buffer	<p><b>LBU[.Cn]</b>      <i>rT, (pointer)stride</i></p> <p>Load contents of zero-extended byte addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Store Twinword, Pointer Increment, optional circular buffer	<p><b>STP[.Cn]</b>      <i>rT, (pointer)stride</i></p> <p>Let <i>temp</i> = contents of register <i>pointer</i>. Store contents of register <i>rT</i> (which must be an even register) into word addressed by <i>temp</i>. Store contents of register <i>rT+1</i> into word addressed by <i>temp+4</i>. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Store Word, Pointer Increment, optional circular buffer	<p><b>SWP[.Cn]</b>      <i>rT, (pointer)stride</i></p> <p>Store contents of register <i>rT</i> into word addressed by register <i>pointer</i>. The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Store Halfword, Pointer Increment, optional circular buffer	<p><b>SHP[.Cn]</b>      <i>rT, (pointer)stride</i></p> <p>Store contents of register <i>rT[15:00]</i> into 16-bit halfword addressed by register <i>pointer</i>. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Store Byte, Pointer Increment, optional circular buffer	<p><b>SBP[.Cn]</b>      <i>rT, (pointer)stride</i></p> <p>Store contents of register <i>rT[07:00]</i> into byte addressed by register <i>pointer</i>. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.</p>
Move To Radix, User	<p><b>MTRU</b>      <i>rT, RADREG</i></p> <p>Move the contents of register <i>rT</i> to one of the User Radix registers: <i>cbs0 - cbs2, cbe0 - cbe2, mm0, lpc0, lpe0, lps0</i>. This instruction has a single delay slot before the updated register takes effect.</p>

Instruction	Syntax and Description	
Move From Radiax, User	<i>MFRU</i>	<i>rT, RADREG</i> Move the contents of the designated User Radiax register (cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0) to register <i>rT</i> .

Nomenclature:

$rT$  =  $r0 - r31$ , and must be even for LT, ST, LTP[.Cn], STP[.Cn]  
 base, pointer =  $r0 - r31$   
 stride = 8/9/10/11-bit signed value (in bytes) for byte/halfword/word/twinword ops.  
 displacement = 14-bit signed value, in bytes  
 RADREG = cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0

Notes:

1. For LTP[.Cn], LWP[.Cn], LHP(U)[.Cn], LBP(U)[.Cn],  $rT = \text{pointer}$  is unsupported.
2. When a circular buffer is selected, the update of the pointer register is performed according to the following algorithm, which depends on the sign of the stride and the granularity of the access. A stride exactly equal to 0 is not supported:

For LBP(U).Cn and SBP.Cn:

```

if (stride > 0 && pointer[2:0] == 111 && pointer[31:3] == CBEn)
  then pointer <= CBSn[31:3] || 000
else if (stride < 0 && pointer[2:0] == 000 && pointer[31:3] == CBSn)
  then pointer <= CBEn[31:3] || 111
else
  pointer <= pointer + stride.
  
```

For LHP(U).Cn and SHP.Cn

```

if (stride > 0 && pointer[2:0] == 11x && pointer[31:3] == CBEn)
  then pointer <= CBSn[31:3] || 000
else if (stride < 0 && pointer[2:0] == 00x && pointer[31:3] == CBSn)
  then pointer <= CBEn[31:3] || 110
else
  pointer <= pointer + stride.
  
```

For LWP.Cn and SWP.Cn

```

if (stride > 0 && pointer[2:0] == 1xx && pointer[31:3] == CBEn)
  then pointer <= CBSn[31:3] || 000
else if (stride < 0 && pointer[2:0] == 0xx && pointer[31:3] == CBSn)
  then pointer <= CBEn[31:3] || 100
else
  pointer <= pointer + stride.
  
```

For LTP.Cn and STP.Cn

```

if (stride > 0
    && pointer[31:3] == CBEn)
  then pointer <= CBSn[31:3] || 000
else if (stride < 0
    && pointer[31:3] == CBSn)
  then pointer <= CBEn[31:3] || 000
else
  pointer <= pointer + stride.
  
```

## Extensions to MIPS ALU Operations

1200

Instruction	Syntax and Description
Dual Shift Left Logical Variable	<b>SLLV2</b> <i>rD, rT, rS</i> The contents of <i>rT[31:16]</i> and the contents of <i>rT[15:00]</i> are independently shifted left by the number of bits specified by the low order four bits of the contents of general register <i>rS</i> , inserting zeros into the low order bits of <i>rT[31:16]</i> and <i>rT[15:00]</i> . For SLLV2, the high and low results are concatenated and placed in register <i>rD</i> . (Note that a [.S] option is not provided because this is a <i>logical</i> rather than <i>arithmetic</i> shift and thus the concept of arithmetic overflow is not relevant.)
Dual Shift Right Logical Variable	<b>SRLV2</b> <i>rD, rT, rS</i> The contents of <i>rT[31:16]</i> and the contents of <i>rT[15:00]</i> are independently shifted right by the number of bits specified by the low order four bits of the contents of general register <i>rS</i> , inserting zeros into the high order bits of <i>rT[31:16]</i> and <i>rT[15:00]</i> . The high and low results are concatenated and placed in register <i>rD</i> . (Note that a [.S] option is not provided because this is a <i>logical</i> rather than <i>arithmetic</i> shift and thus the concept of arithmetic overflow is not relevant.)
Dual Shift Right Arithmetic Variable	<b>SRAV2</b> <i>rD, rT, rS</i> The contents of <i>rT[31:16]</i> and the contents of <i>rT[15:00]</i> are independently shifted right by the number of bits specified by the low order four bits of the contents of general register <i>rS</i> , sign-extending the high order bits of <i>rT[31:16]</i> and <i>rT[15:00]</i> . The high and low results are concatenated and placed in register <i>rD</i> . (Note that a [.S] option is not provided because arithmetic overflow/underflow is not possible.)
Add, optional saturation	<b>ADDR[.S]</b> <i>rD, rS, rT</i> 32-bit addition. Considering both quantities as signed 32-bit integers, add the contents of register <i>rS</i> to <i>rT</i> . For ADDR, the result is placed in register <i>rD</i> , ignoring any overflow or underflow. For ADDR.S, the result is saturated to $0 \parallel 1^{31}$ (if overflow) or $1 \parallel 0^{31}$ (if underflow) then placed in <i>rD</i> . ADDR[.S] will not cause an Overflow Trap.
Dual Add, optional saturation	<b>ADDR2[.S]</b> <i>rD, rS, rT</i> Dual 16-bit addition. Considering all quantities as signed 16-bit integers, add the contents of register <i>rS[15:00]</i> to <i>rT[15:00]</i> and, independently add the contents of register <i>rS[31:16]</i> to <i>rT[31:16]</i> . For ADDR2, the high and low results are concatenated and placed in register <i>rD</i> ignoring any overflow or underflow. For ADDR2.S, the two results are independently saturated to $0 \parallel 1^{15}$ (if overflow) or $1 \parallel 0^{15}$ (if underflow) then placed in <i>rD</i> . ADDR2[.S] will not cause an Overflow Trap.

1200

Instruction	Syntax and Description
Subtract, optional saturation	<p><b>SUBR[.S]</b>      <math>rD, rS, rT</math></p> <p>32-bit subtraction. Considering both quantities as signed 32-bit integers, subtract the contents of register <math>rT</math> from the contents of register <math>rS</math>. For SUBR, the result is placed in register <math>rD</math> ignoring any overflow or underflow. For SUBR.S, the result is saturated to <math>0 \parallel 1^{31}</math> (if overflow) or <math>1 \parallel 0^{31}</math> (if underflow) then placed in <math>rD</math>. SUBR[.S] will not cause an Overflow Trap.</p>
Dual Subtract, optional saturation	<p><b>SUBR2[.S]</b>      <math>rD, rS, rT</math></p> <p>Dual 16-bit subtraction. Considering all quantities as signed 16-bit integers, subtract the contents of register <math>rT[15:00]</math> from <math>rS[15:00]</math> and, independently subtract the contents of register <math>rT[31:16]</math> from <math>rS[31:16]</math>. For SUBR2, the high and low results are concatenated and placed in register <math>rD</math> ignoring any overflow or underflow. For SUBR2.S, the two results are independently saturated to <math>0 \parallel 1^{15}</math> (if overflow) or <math>1 \parallel 0^{15}</math> (if underflow) then placed in <math>rD</math>. SUBR2[.S] will not cause an Overflow Trap.</p>
Dual Set On Less Than	<p><b>SLTR2</b>      <math>rD, rS, rT</math></p> <p>Dual 16-bit comparison. Considering both quantities as signed 16-bit integers, if <math>rS[15:00]</math> is less than <math>rT[15:00]</math> then set <math>rD[15:00]</math> to <math>0^{15} \parallel 1</math>, else to zero. Independently, considering both quantities as signed 16-bit integers, if <math>rS[31:16]</math> is less than <math>rT[31:16]</math> then set <math>rD[31:16]</math> to <math>0^{15} \parallel 1</math>, else to zero.</p>

Nomenclature:

$$\begin{array}{lcl}
 rD & = & r0 - r31 \\
 rS & = & r0 - r31 \\
 rT & = & r0 - r31
 \end{array}$$

FIG. 12B

## ALU Operations

1300

Instruction	Syntax and Description
Minimum	<p><b>MIN</b> <math>rD, rS, rT</math>            The contents of the general register <math>rT</math> are compared with <math>rS</math> considering both quantities as signed 32-bit integers. If <math>rS &lt; rT</math> or <math>rS = rT</math>, <math>rS</math> is placed into <math>rD</math>. If, <math>rS &gt; rT</math>, <math>rT</math> is placed into <math>rD</math>.</p>
Dual Minimum	<p><b>MIN2</b> <math>rD, rS, rT</math>            The contents of <math>rT[31:16]</math> are compared with <math>rS[31:16]</math> considering both quantities as signed 16-bit integers. If <math>rS[31:16] &lt; rT[31:16]</math> or <math>rS[31:16] = rT[31:16]</math>, <math>rS[31:16]</math> is placed into <math>rD[31:16]</math>. If, <math>rS[31:16] &gt; rT[31:16]</math>, <math>rT[31:16]</math> is placed into <math>rD[31:16]</math>. A similar, independent operation is performed on <math>rT[15:00]</math> and <math>rS[15:00]</math> to determine <math>rD[15:00]</math>.</p>
Maximum	<p><b>MAX</b> <math>rD, rS, rT</math>            The contents of the general register <math>rT</math> are compared with <math>rS</math> considering both quantities as signed 32-bit integers. If <math>rS &gt; rT</math> or <math>rS = rT</math>, <math>rS</math> is placed into <math>rD</math>. If, <math>rS &lt; rT</math>, <math>rT</math> is placed into <math>rD</math>.</p>
Dual Maximum	<p><b>MAX2</b> <math>rD, rS, rT</math>            The contents of <math>rT[31:16]</math> are compared with <math>rS[31:16]</math> considering both quantities as signed 16-bit integers. If <math>rS[31:16] &gt; rT[31:16]</math> or <math>rS[31:16] = rT[31:16]</math>, <math>rS[31:16]</math> is placed into <math>rD[31:16]</math>. If, <math>rS[31:16] &lt; rT[31:16]</math>, <math>rT[31:16]</math> is placed into <math>rD[31:16]</math>. A similar, independent operation is performed on <math>rT[15:00]</math> and <math>rS[15:00]</math> to determine <math>rD[15:00]</math>.</p>
Absolute, optional saturation	<p><b>ABSR[.S]</b> <math>rD, rT</math>            Considering <math>rT</math> as a signed 32-bit integer, if <math>rT &gt; 0</math>, <math>rT</math> is placed into <math>rD</math>. If <math>rT &lt; 0</math>, <math>-rT</math> is placed into <math>rD</math>. If <math>ABSR.S</math> and <math>rT = 1 \parallel 0^{31}</math> (the smallest negative number) then <math>0 \parallel 1^{31}</math> (the largest positive number) is placed into <math>rD</math>; otherwise, if <math>ABSR</math> and <math>rT = 1 \parallel 0^{31}</math>, <math>rT</math> is placed into <math>rD</math>.</p>
Dual Absolute, optional saturation	<p><b>ABSR2[.S]</b> <math>rD, rT</math>  <math>ABSR[.S]</math> operations are performed independently on <math>rT[31:16]</math> and <math>rT[15:00]</math>, considering each to be 16-bit signed integers. <math>rD</math> is updated with the absolute value of <math>rT[31:16]</math> concatenated with the absolute value of <math>rT[15:00]</math>.</p>
Dual Mux	<p><b>MUX2{[.HH], [.HL], [.LH], [.LL]}</b> <math>rD, rS, rT</math>  <math>rD[31:16]</math> is updated with <math>rS[31:16]</math> for <math>MUX2.HH</math> or <math>MUX2.HL</math>.  <math>rD[31:16]</math> is updated with <math>rS[15:00]</math> for <math>MUX2.LH</math> or <math>MUX2.LL</math>.  <math>rD[15:00]</math> is updated with <math>rT[31:16]</math> for <math>MUX2.HH</math> or <math>MUX2.LH</math>  <math>rD[15:00]</math> is updated with <math>rT[15:00]</math> for <math>MUX2.HL</math> or <math>MUX2.LL</math></p>
Count Leading Sign bits	<p><b>CLS</b> <math>rD, rT</math>            The binary-encoded number of redundant sign bits of general register <math>rT</math> is placed into <math>rD</math>. If <math>rT[31:30] = 10</math> or <math>01</math>, <math>rD</math> is updated with <math>0</math>. If <math>rT = 0</math>, or if <math>rT = 1^{32}</math>, <math>rD</math> is updated with <math>0^{27} \parallel 1^5</math> (decimal 31).</p>

FIG. B A

## ALU Operations

1300

Instruction	Syntax and Description	
Bit Reverse	<i>BITREV</i>	<i>rD, rT, rS</i> A bit-reversal of the contents of general register <i>rT</i> is performed. The result is then shifted right logically by the amount specified in the lower 5-bits of the contents of general register <i>rS</i> , then stored in <i>rD</i> .

Nomenclature:

$$\begin{array}{lll} rD & = & r0 - r31 \\ rS & = & r0 - r31 \\ rT & = & r0 - r31 \end{array}$$

00000000 00000000

FIG. 13B

## Conditional Operations

1400

Instruction	Syntax and Description
Conditional Move on Equal Zero	<b>CMVEQZ[.H] [.L] rD, rS, rT</b> If the general register rT is equal to 0, the general register rD is updated with rS; otherwise rD is unchanged. For [.H] if rT[31:16] is equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged. For [.L] if rT[15:00] is equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged.
Conditional Move on Not Equal Zero	<b>CMVNEZ[.H] [.L] rD, rS, rT</b> If the general register rT is not equal to 0, the general register rD is updated with rS; otherwise rD is unchanged. For [.H] if rT[31:16] is not equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged. For [.L] if rT[15:00] is not equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged.

Nomenclature:

$$\begin{array}{lll} rD & = & r0 - r31 \\ rS & = & r0 - r31 \\ rT & = & r0 - r31 \end{array}$$

Usage Note:

When combined with the SLT or SLTR2 instructions, the conditional move instructions can be used to construct a complete set of conditional move macro-operations. For example:

```

if ( r3 < r4 )  r1 <- r2

CMVLT  r1,r2,r3,r4      ==>  SLT      AT,r3,r4
                                CMVNEZ   r1,r2,AT

if ( r3 >= r4 )  r1 <- r2

CMVGE  r1,r2,r3,r4      ==>  SLT      AT,r3,r4
                                CMVEQZ   r1,r2,AT

if ( r3 <= r4 )  r1 <- r2

CMVLE  r1,r2,r3,r4      ==>  SLT      AT,r4,r3
                                CMVEQZ   r1,r2,AT

if ( r3 > r4 )  r1 <- r2

CMVGT  r1,r2,r3,r4      ==>  SLT      AT,r4,r3
                                CMVNEZ   r1,r2,AT

```

FIG. 14

1,500

Cycles Required Between Dual MAC Instructions

1st Op	2nd Op	MULTA(U)	MADDA(U), MSUBA(U)	CMULTA	DIVA(U)	MADDA2[.S], MSUBA2[.S], ADDMAS[.S], SUBMA[.S], MULTA2, MULNA2, RNDA2, MTA2
	MULTA(U), MADDA(U),MSUBA(U)	1U	1U	1U	(19T)	-
	DIVA(U)	(3T)	(4T)	(1T)	19U	-
	CMULTA, MADDA2[.S], MSUBA2[.S], MULTA2, MULNA2, MTA2	3U	4U	1U	(19T)	-
	ADDMAS[.S], SUBMA[.S], RNDA2	LO 2S 2T	HI 3S 3T	4U	1S 1T	(19S) (19T)
	MFA	LO 4S	HI 5S	LO 5S	HI 6S	3S
					19S	2S
						-

Notes:

- means the two ops can be issued back-to-back.

xU indicates unconditional delay of the indicated number of cycles.

xS indicates delay only if (any) 2nd Op source is the same as (any) 1st Op target (producer-consumer dependency).

xT indicates delay only if (any) 2nd Op target is the same as (any) 1st Op target (preserve write after write order).

Items in parenthesis are unlikely to occur in any useful program, which would probably have an intervening MFA.

LO/HI indicate that for the 72-bit result of a 32x32 MULT or MADDA, the LO 32-bits (m0l, m1l, etc.) are available one cycle earlier.

Delay of "x" cycles means that if the 1st Op issues in cycle N, then the 2nd Op may issue in cycle N+x+1.

New: ESTATUS (LX COP0 reg 0) Read/Write

31	24 23	16 15	0	16 10
	0	IM[15-8]	0	

New: ECause (LX COP0 reg 1) Read-only

31	24 23	16 15	0	16 20
	0	IP[15-8]	0	

New: INTVEC (LX COP0 reg 2) Read/Write


31	24 23	16 15	0	16 30
	0	BASE	0	

IM[15-8] is reset to 0.


FIG. 14

INTVEC

## I. Load/Store Formats



Assembler Mnemonic	base	rt-even	immediate	Lexra SUBOP
LT	base	rt-even	displacement/8	LT
ST	base	rt-even	displacement/8	ST



Assembler Mnemonic	pointer	rt	immediate	cc	Lexra SUBOP
LBP[.Cn]	pointer	rt	stride	cc	LBP
LBPU[.Cn]	pointer	rt	stride	cc	LBPU
LHP[.Cn]	pointer	rt	stride/2	cc	LHP
LHPU[.Cn]	pointer	rt	stride/2	cc	LHPU
LWP[.Cn]	pointer	rt	stride/4	cc	LWP
LTP[.Cn]	pointer	rt	stride/8	cc	LTP
SBP[.Cn]	pointer	rt	stride	cc	SBP
SHP[.Cn]	pointer	rt	stride/2	cc	SHP
SWP[.Cn]	pointer	rt	stride/4	cc	SWP
STP[.Cn]	pointer	rt	stride/8	cc	STP

base, pointer, rt Selects general register r0 - r31.

rt-even Selects general register even-odd pair r0/r1, r2/r3, ... r30/r31

stride Signed 2s-complement number in bytes. Must be an integral number of halfwords/words/twinwords for the corresponding instructions.

displacement Signed 2s-complement number in bytes. Must be an integral number of twinwords.

cc

00 select circular buffer 0 (cbs0, cbe0)


01 select circular buffer 1 (cbs1, cbe1)

10 select circular buffer 2 (cbs2, cbe2)

11 no circular buffer selected

FIG. 17A

## II. Arithmetic Format



Assembler Mnemonic	rs	rt	rd	hl	s	d	Lexra SUBOP
ADDR[.S], ADDR2[.S]	rs	rt	rd	0	s	d	ADDR
SUBR.S, SUBR2[.S]	rs	rt	rd	0	s	d	SUBR
SLTR2	rs	rt	rd	0	0	1	SLTR
SLLV2	rs	rt	rd	0	0	1	SLLV
SRLV2	rs	rt	rd	0	0	1	SRLV
SRAV2	rs	rt	rd	0	0	1	SRAV
MIN, MIN2	rs	rt	rd	0	0	d	MIN
MAX, MAX2	rs	rt	rd	0	0	d	MAX
ABSR[.S], ABSR2[.S]	0	rt	rd	0	s	d	ABSR
MUX2.[LL,LH,HL,HH]	rs	rt	rd	hl	0	1	MUX
CLS	0	rt	rd	0	0	0	CLS
BITREV	rs	rt	rd	0	0	0	BITREV

rs, rt, rd

Selects general register r0 - r31.

s

Selects saturation of result. s=1 indicates that saturation is performed.

d


d=1 indicates that dual operations on 16-bit data are performed.

hl (for MUX2)

- 00 LL: rD = rs[15:00] || rt[15:00]
- 01 LH: rD = rs[15:00] || rt[31:16]
- 10 HL: rD = rs[31:16] || rt[15:00]
- 11 HH: rD = rs[31:16] || rt[31:16]

FIG. 17B

### III. MAC Format A



Assembler Mnemonic	rs	rt	md	u	gz	s	d	Lexra SUBOP
CMULTA	rs	rt	md	0	0	0	0	CMULTA
DIVA(U)	rs	rt	md	u	0	0	0	DIVA
MULTA(U)	rs	rt	md	u	1	0	0	MADDA
MULTA2	rs	rt	md	0	1	0	1	MADDA
MADDA(U)	rs	rt	md	u	0	0	0	MADDA
MADDA2[S]	rs	rt	md	0	0	s	1	MADDA
MSUBA(U)	rs	rt	md	u	0	0	0	MSUBA
MSUBA2[S]	rs	rt	md	0	0	s	1	MSUBA
MULNA2	rs	rt	md	0	1	0	1	MSUBA
MTA2[G]	rs	0	md	0	g	0	1	MTA

rs, rt Selects general register r0 - r31.

md Selects accumulator, 0NNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mN1

10 = mNh

11 = mN

s Selects saturation of result. s=1 indicates that saturation is performed.


d d=1 indicates that dual operations on 16-bit data are performed.

gz For MTA2, used as "guard" bit. If g=1, bits [39:32] of the accumulator (pair) are loaded and bits [31:00] are unchanged. If g=0, all 40 bits [39:00] of the accumulator (or pair) are updated.

For MADDA, MSUBA, used as a "zero" bit. If z = 1, the result is added to (subtracted from) zero rather than the previous accumulator value; this performs a MULTA, MULTA2 or MULNA2. If z = 0, performs a MADDA, MSUBA, MADDA2 or MSUBA2.

u Treat operands as unsigned values (0 = signed, 1 = unsigned)

#### IV. MAC Format B



Assembler Mnemonic	mt	rd	so	d	Lexra SUBOP
MFA, MFA2	mt	rd	so	d	MFA
RNDA2	mt	0	so	1	RNDA

rd

Selects general register r0 - r31.

mt      Selects accumulator, 0NNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mNl

10 = mNh

11 = mN

d


d=1 indicates that dual operations on 16-bit data are performed.

so

Encoded ("output") shift amount n = 0 - 8 for RNDA2, MFA, MFA2 instructions.

FIG. 17D

## V. MAC Format C



Assembler Mnemonic	ms	mt	md	s	Lexra SUBOP
ADDMA[.S]	ms	mt	md	s	ADDMA
SUBMA[.S]	ms	mt	md	s	SUBMA

mt, ms, md

Selects accumulator, 0NNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mNl

10 = mNh

11 = reserved

s

Selects saturation of result. s=1 indicates that saturation is performed.

FIG. 17 E

## VI. RADIAK MOVE Format and Lexra-Cop0 MTLXC0/MFLXC0 Instructions

31	26 25	21 20	16 15	11 10	8 7 6 5	0
LEXOP 011_111	00000	rt	ru/rk	000	k 0	SUBOP
6	5	5	5	3	1 1	6

Assembler Mnemonic	rt	ru/rk	k	Lexra SUBOP
MFRU	rt	ru	0	MFRAD
MTRU	rt	ru	0	MTRAD
MFRK	rt	rk	1	MFRAD
MTRK	rt	rk	1	MTRAD

rt

Selects general register r0 - r31.

rk

Selects Radiax Kernel register in MFRK, MTRK instructions — currently all reserved. However, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when MFRK or MTRK is executed.

ru

Selects Radiax User register in MFRU, MTRU instructions.

```

00000 cbs0
00001 cbs1
00010 cbs2
00011 reserved
00100 cbe0
00101 cbe1
00110 cbe2
00111 reserved
01xxx reserved
10000 lps0
10001 lpe0
10010 lpc0
10011 reserved
101xx reserved
11000 mmd
11001 reserved
111xx reserved

```

FIG. 17 F

## Lexra-Coprocessor0 Register Access Instructions

31	26 25	21 20	16 15	11 10	0
COP0 010_000	MFLX 00011	rt	rd	000 0000 0000	11

31	26 25	21 20	16 15	11 10	0
COP0 010_000	MTLX 00111	rt	rd	000 0000 0000	11

Assembler Mnemonic	Copz rs	rt	rd
MFLXC0	MFLX	rt	rd
MTLXC0	MTLX	rt	rd

These are *not* LEXOP instructions. They are variants of the standard MTC0 and MFC0 instructions that allow access to the Lexra Coprocessor0 Registers listed below. As with any COP0 instruction, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when these instructions are executed.

rt

Selects general register r0 - r31.


rd

Selects Lexra Coprocessor0 register:

- 00000 ESTATUS
- 00001 ECAUSE
- 00010 INTVEC
- 00011 reserved
- 001xx reserved
- 01xxx reserved
- 1xxxx reserved

FIG. 17G

## VII. CMOVE Format



Assembler Mnemonic	rs	rt	rd	cond	Lexra SUBOP
CMVEQZ[.H][.L]	rs	rt	rd	cond	CMOVE
CMVNEZ[.H][.L]	rs	rt	rd	cond	CMOVE

rs, rt, rd

Selects general register r0 - r31.

cond

Condition code for rT operand referenced by the conditional move.

000 EQZ  
 001 NEZ  
 010 EQZ.H  
 011 NEZ.H  
 100 EQZ.L  
 101 NEZ.L  
 11x reserved

FIG. 17H